

Research Article

Cite this article: Vyas R, Li S, Ghannouchi F (2019). Using 2.4 GHz load-side voltage standing waves to passively boost RF-DC voltage conversion in RF rectifier. *Wireless Power Transfer* 6, 113–125. <https://doi.org/10.1017/wpt.2019.12>

Received: 1 April 2019
Revised: 3 October 2019
Accepted: 13 October 2019
First published online: 12 December 2019

Key words:

2.4 GHz; 5.8 GHz; ectifier; RF-DC

Author for correspondence:

Rushi Vyas, E-mail: rushi.vyas@ucalgary.ca

Using 2.4 GHz load-side voltage standing waves to passively boost RF-DC voltage conversion in RF rectifier

Rushi Vyas , Sichong Li and Fadhel Ghannouchi

Department of Electrical and Computer Engineering, University of Calgary, 2500 University Dr. NW, Calgary, AB T2N1N4, Canada

Abstract

A novel, dual-band, voltage-multiplying (RF-DC) rectifier circuit with load-tuned stages resulting in a $50\ \Omega$ input-impedance and high RF-DC conversion in 2.4 and 5.8 GHz bands for wireless energy-harvesting is presented. Its novelty is in the use of optimal-length transmission lines on the load side of the 4 half-wave rectifying stages within the two-stage voltage multiplier topology. Doing so boosts the rectifier's output voltage due to an induced standing-wave peak at each diode's input, and gives the rectifier a $50\ \Omega$ input-impedance without an external-matching-network in the 2.4 GHz band. Comparisons with other rectifiers show the proposed design achieving a higher DC output and better immunity to changing output loads for similar input power levels and load conditions. The second novelty of this rectifier is a tuned secondary feed that connects the rectifier's input to its second stage to give dual-band performance in the 5.8 GHz band. By tuning this feed such that the second stage and first stage reactances cancel, return-loss resonance in the 5.8 GHz band is achieved in addition to 2.4 GHz. Simulations and measurements of the design show RF-DC sensitivity of -7.2 and -3.7 dBm for 1.8V DC output, and better than 10 dB return-loss, in 2.4 and 5.8 GHz bands without requiring an external-matching-network.

1. Introduction

Remote powering of sensors using wireless signals, and without batteries is of major interest in applications such as space, oil/gas, smart cities, etc. The primary mechanism used in wireless power harvesters (WPHs) is a rectenna composed of an antenna and a RF-DC voltage converting rectifier. All rectifiers use diode-capacitor pairs configured as half-wave rectifiers or RF-DC charge pumps configured as voltage multipliers, to convert incident RF signals into usable DC form. This converted DC voltage (V_{out}) can be used to continuously power a resistive load in a WPH or to store energy in a battery or capacitor for subsequent use to power heavier loads for limited duty cycles in a wireless energy harvester (WEH). Main issues in these harvesters on the input side have been low RF-DC conversion efficiency at low RF input power levels (P_{RF}), and higher input return losses due to the diode-capacitor make up of RF-DC rectifiers. On the application side, main issues have been voltage stepping-up and cold-start issues to turn on and run end-applications such as 1.8 V microcontroller units and sensors from the microwatts of wireless power typical in wireless signals at long distances.

A) Review of single-band 2.4 GHz RF-DC rectifiers

At high frequencies series losses in diodes is a well-known culprit in reducing RF-DC power or energy conversion efficiency (PCE or ECE) and voltage conversion [1, 2]. Consequently, in the 2.4 GHz band, majority of printed circuit board (PCB)-based harvesters use half-wave rectifiers (1 diode) or 1-stage voltage multipliers (2 diodes) with an input matching network and an output resistive load in the $1\ \text{k}\Omega$ – $1\ \text{M}\Omega$ range to maximize input return loss and RF-DC power conversion efficiency (PCE). Recently, these half and 1-stage rectifiers have achieved peak power conversion efficiencies of 45–60% for RF inputs between 1.5 and 9 dBm [3–6]. However, operating standard 1.8 V microcontrollers and sensors using such rectifiers would need RF input power of over 5 dBm or active DC–DC boost converters [7–9] which makes it hard to wirelessly power such loads at long distances from a wireless power source. Based on analysis in [6], wireless power or energy harvesting at long range only becomes feasible with rectifiers that can generate DC outputs (V_{out}) of 1 V from -10 dBm or 1.8 V from -6 dBm or lower.

Adding more voltage-multiplying diode stages in PCB-based rectifiers or charge-pumps at low RF inputs offers some marginal increase in the DC output albeit at a big cost to efficiency due to more discrete diode losses. They are more common in WEHs where larger DC outputs




Fig. 1. Dual-band RF-DC Rectifier Topologies. (i) Half-wave rectifier with dual-band matching network; (ii) single-band half-wave rectifiers or one-stage RF-DC voltage multiplier with matching networks in parallel; (iii) Proposed two-stage rectifier with no matching network.

are needed to be stored across an output energy-storing capacitor from low RF input power levels during charge cycles. The energy stored is for subsequent use to power heavier loads for limited duty cycles with the help of a parallel voltage supervisor or power management unit (PMU). These voltage supervisors and PMUs are typically voltage-controlled switches with a large off resistances between $10\text{ k}\Omega$ and $10\text{ M}\Omega$ (R_{leak}) during charge cycles to allow charge build-up across the energy storing capacitor. During subsequent active cycles, the PMU switch closes to allow the energy storage device to power a heavier load such as a fast microprocessor or sensor unit with regulation and on-off voltage hysteresis [10, 11]. In [12, 13], rectifying charge pumps with five and two stages are used to generate DC outputs of 1.8 V into output loads of $10\text{ M}\Omega$ and $10\text{ k}\Omega$ with RF inputs between -4 dBm (with antenna) and 0.8 dBm , respectively. By comparison, RF-DC charge pumps implemented using diode-FETs in CMOS have smaller sizes ($<1\text{ mm}^2$) and losses, which allows for more stages and higher DC output voltages. In [6, 14, 15], four–eight stage rectifiers generate DC outputs of 0.3–5 V in $2\text{ k}\Omega$ – $10\text{ M}\Omega$ output loads with RF inputs between -9 and 3 dBm , and with RF-DC sensitivities of -3.5 to 2.2 dBm for 1.8 V DC output in the 2.4 GHz band.

RF-DC charge pumps with more stages are especially popular in 900 MHz radio frequency identification (RFID) integrated circuits (ICs) that use a large output energy storing capacitor in parallel with a large voltage-supervising resistive load ($\geq 1\text{ M}\Omega$). These 900 MHz RFID ICs get DC outputs of 1 V or higher for RF inputs of less than -6 dBm , with which the RFID’s logic controller and modulator can be powered for limited duty cycles without boost converters [16]. Similarly, schemes at 2.4 GHz have been used in [5, 12, 13] to increase DC output albeit at the cost of input match and efficiency at the higher frequency. Adding more diode-capacitor stages in RF-DC charge pumps tends to increase their input capacitance that makes matching to $50\text{ }\Omega$ antennas challenging. The 900 MHz RFID ICs avoid this issue by requiring inductive antennas [16]. However, in 2.4 GHz and higher bands, low-quality factors and high series resistance of inductors is a well-known issue, which results in lower efficiency and DC output.

B) Review of dual-band 2.4 and 5.8 GHz RF-DC rectifiers

In recent years, benefits of harvesting power from multi-band RF signals with a higher peak to average power ratios have been reported in getting higher DC outputs [2, 17–19]. A common challenge with multi-band wireless power harvesting tends to be matching inherently capacitive rectifiers with $50\text{ }\Omega$ antennas in two or more bands. Solutions to this problem have been proposed

Table 1. Proposed rectifier’s load-side transmission line dimensions on 0.02 inch FR4

	L_1	L_2	L_3	L_5	L_9
β_1 (deg.)	78.8	71.7	96.7	21.2	50.5
β_1 (mm)	14.5	13.2	17.8	3.9	9.3
Impedance Z_0 (Ω)	50	50	50	50	50

above and in other works, which tend to be configured as shown in Figs 1(i) and 1(ii). A common method is using dual-band matching networks with a single half or 1-stage RF-DC rectifier that are terminated with optimal output loads of between 1 and $13\text{ k}\Omega$ as shown in Fig. 1(i). Doing so has been found to improve return loss in dual frequency bands, and produce a PCE between 50 and 60% for input power of 0 dBm or higher [20–22] (Table 1).

A second method is connecting two or more single-band matching networks with half or onestage charge-pumps tuned to different frequencies in parallel as shown in Fig. 1(ii) [21–24]. In [22], a topology like Fig. 1(ii) is used to get resonances at higher 2.4 and 5.8 GHz with peak PCE of 62% but at a higher 10 dBm of RF input into a $1\text{ k}\Omega$ output load. The RF-DC sensitivities in these works are between 7.5 and 11.5 dBm at 5.8 GHz to generate a 1.8 V DC output with output loads between $470\text{ }\Omega$ and $1.05\text{ k}\Omega$ [22, 23]. More detailed metrics on existing RF-DC rectifiers and charge-pumps in the 2.4 and 5.8 GHz bands can be found in Tables 2 and 3.

C) Summary of proposed dual-band 2.4 and 5.8 GHz RF-DC rectifier design

In this work, a novel, dual-band and two-stage RF-DC voltage-multiplying rectifier on PCB with higher RF-DC voltage conversion sensitivity, and with a $50\text{ }\Omega$ input impedance without an external matching network in the 2.4 and 5.8 GHz bands is proposed as shown in Fig 1(iii), Fig. 2 and Table 1. There are two novelties in the proposed design. The first novelty is in the use of tuned transmission lines (TL_1 , TL_2 , $TL_5 + TL_9$) at the output of the rectifier’s four half-stages to induce voltage standing wave peaks at the diode inputs (Fig. 2). Doing so increases the DC output of each half stage within the two-stage voltage multiplier topology, and across the output load capacitor while still giving the rectifier a near $50\text{ }\Omega$ input impedance in the 2.4 GHz band. The second novelty is in the use of a tuned secondary feed (TL_3) to achieve dual-band return-loss resonance in the 5.8 GHz band without an external matching network. Simulations

Table 2. Performance comparison of 2.4 GHz RF-DC rectifiers

	Lee [15]	Negra [23]	Suh [22]	Wu [25]	Volakis [13]	Pandey [14]	Visser [5]	Congedo [12] ^a	Masuch [6]	This Work
RF Input dBm	-9 to 3	-9 to 3	0-3	-45 to -25	-9 to 0	0-3.3	-9 to 3	-9 to 3	-9 to 3	-9 to 3
Load Ω	2 k	1.05 K	310	12 K Ω	10k	450 pF	1 M	10 M	10 M	47 μ F 1 M
DC output (V)	0.3-2.1	0.18-1.1	0.2-0.3	0.02-0.19	0.76-2.4	2.5-5	0.1-1.2	0.5-2.4	1.2-1.9	1.4-6.3
RF-DC Sensitivity for 1.8 V DC output	2.2 dBm	7.2 dBm	11.5 dBm	No info	-4 dBm	No info	6.5 dBm	0.8 dBm	-3.5 dBm	-7.2 dBm
RF-DC Sensitivity for 1 V DC output	-2.6 dBm	2 dBm	8.5 dBm	No info	-8.5 dBm	No info	2.2 dBm	-4 dBm	-11 dBm	-11.5 dBm
PCE or ECE	8-42%	25-58%	No info	2-25%	45-70% ^a	No info.	40-75%	0-23% ^a	2-16%	ECE 8.3-60% PCE ^b 2.9-4%
Diode Type	CMOS .18 μ m	HSMS2860	MA4E1317	Back Tunnel diode	SMS 7630	CMOS .13 μ m	HSMS2850	HSMS285	CMOS.13 μ m	BAT1503W
Circuit type	Two 1-stages in series or parallel	One stage	Half stage	Half stage	Two stage	Eight stage	One stage doubler	Five stage + Vivaldi antenna	Four stage	Two stage
50 Ω Input Match ckt. type	NO No match ckt.	YES Input T.L. line and TL Stub	NO Uses 95 Ω antenna and input TL line	NO Input T.L. line and TL Stub	YES Input T.L. stub	NO Uses Inductive antenna	YES LC match ckt.	YES Input TL line	NO RF Xfmr	YES Output Load-line for standing waves
Dual band	NO	YES	YES	NO	NO	NO	NO	NO	NO	YES

ECE, energy conversion efficiency for output energy storage loads; PCE, power conversion efficiency for output resistive loads.

^aIncludes antenna.

^bPCE computed for load of 1 M Ω in parallel with 47 μ F capacitor energy storage capacitor with insulation resistance of 50 Ω -F (1.06 M Ω).

Figures of Merit (FOM) in bold.

Table 3. Performance comparison of 5.8 GHz RF-DC rectifiers

	Nishida [26]	Negra [23]	Chin [27]	Ren [22]	McSpa [28]	Imai [29]	Suh [22]	Kuhn [30]	Kuhn [30]	This work
Freq. (GHz)	5.8	5.8	5.8	5.8	5.8	5.8	5.8	5.78 CW	5.78 OOK	5.77
RF input (dBm)	-9 to 3	-9 to 3	0-3	23-38	0-3	0-3	0-3	-9 to -4	-9 to -4	-9 to 3
Load (Ω)	1 K	1.05 K	470	300	327	450	310	150 K	150 K	47 μ F 1 M
DC output (V)	0.16-1	0.04-1	0.33-0.55	1-10.5	0.37-0.55	0.39-0.61	0.23-0.37	0.08-0.27	0.15-0.46	0.86-4.2
RF-DC Sensitivity for 1.8 V DC output	No info	7.5 dBm	11.5 dBm	29.5 dBm	11.5 dBm	11 dBm	11.5 dBm	No info	No info	-3.7 dBm
RF-DC Sensitivity for 1 V DC output	3 dBm	3 dBm	7 dBm	23 dBm	7 dBm	7 dBm	8.5 dBm	No info	No info	-7.5 dBm
PCE or ECE	No info	1-48%	No info	18-70%	No info	No info	18-23%	No info	No info	ECE 3.7-34.9% PCE ^b 1.2 to 1.8
Diode Type	No info	HSMS2860	HSMS-8202	MA4E1317	MA40150-119	MA4E2054	MA4E1317	HSMS2862	HSMS2862	BAT 15-03W
Circuit type	No Info	One-stage PCB	Half stage	Half stage	Half stage	Half stage	Half stage	One stage	One stage	Two stage
50 Ω input Match ckt. type	YES Input TL line and TL stub	YES Input TL line and TL stub	YES Input TL line	YES Input TL line and TL stub	NO Uses 86 Ω Antenna, TL line, Cap	YES Input TL line, stub	NO Uses 95 Ω antenna	YES Input TL line, LC ckt	YES Input TL line, LC ckt	YES Second stage TL feed
Dual band	NO	YES	NO	NO	NO	NO	YES	YES	YES	YES

ECE, energy conversion efficiency for output energy storage loads; PCE, power conversion efficiency for output resistive loads.

^aIncludes antenna.

^bPCE computed for load of 1 M Ω in parallel with 50 Ω -F (1.06 M Ω) insulation resistance of 47 μ F capacitor.

Figures of Merit (FOM) in bold.




Fig. 2. Proposed two-stage RF-DC voltage-multiplier circuit (rectifier) schematic & prototype designed on 0.02-inch FR-4. L_1 – L_9 are optimized load-side TL sections in each rectifier stage. C_1 – $C_3 = 2$ pF; $C_L = 47$ μ F; D_1 – D_4 :BAT1503W; $R_{leak} = 1\text{M}\Omega$ for Maxim 6461 Voltage supervisor (PMU) used.




Fig. 3. BAT15-03W Diode RF Packaging equivalent circuit used in Agilent ADS simulations. Diode D Spice parameters $IS = 74.0\text{n}$ $N = 1.07$ $RS = 5.0$ $XTI = 1.5$ $EG = 0.59$ + $CJO = 138.5\text{f}$ $M = 0.138$ $VJ = 0.224$ $FC = 0.5$ $TT = 3.0\text{p}$ $BV = 4.2$ $IBV = 100.0\text{u}$ [31].

and measurements show this design needing lower RF input power of just -7.2 and -3.7 dBm at 2.4 and 5.8 GHz individually to generate 1.8 V across an output energy storage capacitor (C_L) of 47 μ F and a 1 $\text{M}\Omega$ voltage supervisor (PMU) load in parallel. The proposed design also generates a 3.5 V DC output with combined -3 dBm of RF input in both bands. The rectifier's higher DC output with a large output capacitor and PMU ($R_{leak} = 1\text{M}\Omega$) allow heavy loads like a processor and sensor to run for limited duty cycles without an active DC–DC boost converter. Comparisons with other technologies in the table of comparison (Tables 2 and 3) show the proposed design having one of the highest RF-DC sensitivity at comparable input RF power levels and output loads in both the 2.4 and 5.8 GHz bands. Further test comparison of the proposed two-stage design with a conventional two-stage voltage multiplier with an external matching network and identical diode-capacitor components shows the proposed design generating consistently higher DC output voltage and having better immunity against changing output load resistance albeit at the cost of circuit size. Parasitics of the diode used in this work is shown in Fig. 3.

II. Theory and analysis

A) Theory of operation in 2.4 GHz band

1) *Load-line optimization for DC output boost in rectifier stages*
The two-stage rectifier's DC output voltage (V_{out}) is the cumulative sum of the DC output of each of its four half-wave rectifiers i.e. DC voltages across C_1 – C_3 and CP as shown in Fig. 4(i). To understand the effect of load lines in increasing the rectifier's DC output V_{out} , consider the performance of each of its four half-stages, which can be modeled as a rectifying two-port network (RTPN) that is terminated with an optimally sized TL with electrical length βl as shown in Fig. 4(ii). The voltage output of the

capacitor in the RTPN (V_O) is the sum of its DC (V_{dc}) and RF components (at frequencies ω_c , $2\omega_c$, $3\omega_c$) as in (1), where V_{dc} depends on the voltage difference between output (V_{Db}) and input (V_{in}) of the RTPN as in (2). During each half cycle, maximizing V_{dc} requires maximizing V_{Db} , which depends on V_{in} or the source voltage (V_g), two port S-parameters (S_{21} and S_{22}), output and input reflection coefficients (Γ_L and Γ_{in}) of the RTPN as shown in (3)–(5)

$$V_O = V_{dc} + \frac{|V_{Db} - V_{in}|}{K_1} \sin(\omega c t) + \frac{|V_{Db} - V_{in}|}{K_2} \sin(2\omega c t) + \dots \quad (1)$$

$$V_{dc} = \frac{1}{2\pi} \int_0^{\theta_{on}} |V_{Db} - V_{in}| \cdot \sin(\omega c t) d(\omega c t) \quad (2)$$

$$V_{in} = V_g/2 \cdot (1 + \Gamma_{in}) \quad (3)$$

$$V_{Db} = \frac{V_g}{2} \cdot \frac{S_{21}(\Gamma_L + 1)}{(1 - S_{22}\Gamma_L)} \quad (4)$$

$$\Gamma_{in} = S_{11} + \frac{S_{12}S_{21}\Gamma_L}{1 - S_{22}\Gamma_L} \quad (5)$$

$$V_{dc-\max} \text{ and } V_{Db-\max} \text{ and } \Gamma_{in-\min} \text{ for } \Gamma_L = \frac{1}{S_{22}}$$

For the rectifier's RTPNs, Infineon BAT15-03W RF diodes and 2 pF capacitor with a self-resonating frequency higher than 2.4 GHz were used. Using the diode manufacture's model and LSSP simulation tool in Agilent's ADS Software, S-parameters for the RTPN were determined for RF input power (P_{RF}) of -6 dBm on a FR-4 substrate as shown in Fig. 4(ii). From (4), it is seen that the diode input (V_{Db}) is maximum when $\Gamma_L = 1/S_{22} = 0.94 \angle 19.63^\circ$ for a passive TL load. Having this complete impedance mismatch produces a maximum standing wave at RTPN's port 2, and a peak diode input (V_{Db}) that is higher than the source voltage (V_g). For a reasonably matched input, an RF input level of -6 dBm, and $\Gamma_L = 0.94 \angle 19.63^\circ$ yields a RTPN input (V_{in}) of only 0.32 V but produces a diode input (V_{Db}) of




Fig. 4. (i) 4 Half-wave rectifying stages making up proposed 2-stage RF-DC rectifier. (ii) Each Half-wave rectifying stage modeled as a Rectifying 2-port network (RTPN). $S_{11} = S_{22} = 0.94\angle -19.63^\circ$; $S_{21} = S_{12} = 0.34\angle 70.08^\circ$ for BAT15-03W Diode and 2 pF Capacitor at 2.4 GHz. (iii) Simulated RTPN voltages at diode input (V_{Db}) and Capacitor output (V_{dc}); and input reflection co-efficient versus TL length (βl) at input frequency of 2.4 GHz.

nearly 1.24 V using (5). Since the RTPN's capacitor nearly charges to V_{Db} minus the diode's forward voltage, V_{dc} is also maximized as a result as given by (2).

2) Load-line optimization for 50Ω input impedance in rectifier stages

To understand the effect of the load lines on the rectifier's input impedance, consider the working of its four RTPNs containing Diode-capacitor-TL pairs D_1 - C_1 - L_1 (RTPN 1), D_2 - C_3 - L_2 (RTPN 2), D_3 - C_2 - L_2 (RTPN 3), and D_4 - C_4 - L_5 , L_9 (RTPN4) shown in Fig. 4(i) during each RF cycle. The input RF signal is rectified by RTPNs 1 and 3 only during negative RF cycles, and by RTPNs 2 and 4 only during positive RF cycles. It can also be seen from Fig. 4(i) that the total rectifier input impedance is the parallel combination of stage 1 (RTPNs 1 and 2) and stage 2 (RTPNs 3 and 4) through a common L_2 and C_3 , which get used only during alternate half RF cycles. If the impedance of each of the RTPNs were near 50 Ω then RTPNs 1 and 2 in stage 1, and RTPNs 3 and 4 in stage 2 of the rectifier would yield close to a 25 Ω input impedance with little reactive part or a total return loss of 10 dB together during a full RF cycle.

To see if the impedance of each RTPN can be nudged to near 50 Ω by tuning its load-side TLs consider the RTPN as a two-port network as shown in Fig. 4(ii). With the diode capacitor pair's two-port gain given by $S_{21} = S_{12} = 0.34\angle 70.08^\circ$ at -6 dBm, the RTPN acts as a lossy two-port network with its input reflection coefficient given by (5). It can be seen from (5) that

for $\Gamma_L = 1/S_{22}$, the second term in (5) yields $-S_{11}$, thereby minimizing Γ_{in} and V_{in} in (2) and (3). This is done by tuning the length of the via-shorted TL ($\angle \Gamma_L$ and βl) such that $\Gamma_L = 1/S_{22} = 0.94\angle 19.63^\circ$. Doing so also raises the RTPN's DC output (V_{dc}) and overall rectifier's DC output voltage (V_{out}) while minimizing the rectifier's input reflection coefficient.

The effect of the via-shorted TL length (βl) on the RTPN's Diode input V_{Db} , DC output, V_{dc} and input reflection co-efficient Γ_{in} on FR-4 ($\epsilon_r = 4.7$) was studied using ADS's LSSP and Harmonic Balance tools as shown in Fig. 4(iii). Simulations show for an input voltage of 0.32 V (RF input power = -6 dBm), the RTPN gives a maximum output of $V_{dc} = 1.18$ V ($V_{Db} = 1.23$ V) with a minimum reflection coefficient of $|\Gamma_{in}| = -11.52$ dB ($\Gamma_{in} = 0.1 - j0.26$) for an optimal TL reflection coefficient of $\Gamma_L = 0.97\angle 20.2^\circ$ that is obtained for TL length of $\beta l =$ of 80° at 2.4 GHz as shown in Fig. 4(iii). It should be pointed out that such an optimal TL load line works only with a WEH in which the input power is converted to energy in the output capacitor and loss through the diode and load-side TL. Doing so gives the RTPN and the proposed design a higher DC voltage and a 50 Ω impedance over time and in steady state.

3) Integration of rectifier half-stages into two-stage rectifier topology

The four RTPNs were combined into a single rectifier and optimized using ADS software with TL lines L_1 , L_2 , and $L_5 + L_9$ designed with a characteristic impedance of 50 Ω and an initial




Fig. 5. Simulated rectifier DC output (V_{out}) versus TL line length (βl) at 2.4 GHz.




Fig. 6. Total rectifier and its first and second stages acting in parallel at 5.8 GHz. Z_{t-f1} : Total input impedance at 2.4 GHz; Z_{t-f2} : Total input impedance at 5.8 GHz; Z_{1-f1} : Impedance of the first stage at 2.4 GHz; Z_{1-f2} : Impedance of the first stage at 5.8 GHz; Z_{2-f1} : Impedance of the second stage at 2.4 GHz; Z_{2-f2} : Impedance of the second stage at 5.8 GHz transformed by L_3 ; Z_{2-f2-o} : Impedance of the second stage with $L_3 = 0$ mm.




Fig. 7. Simulated and measured impedances of rectifier's first stage, second stage and overall input as a function of L_3 length. At 5.8 GHz: $Z_{1-f2} = 1.3-j20.2 \Omega$; $Z_{2-f2} = 3 + j20 \Omega$; $Z_{t-f2} = Z_{1-f2} \parallel Z_{2-f2} = 95-j4 \Omega$ or Rectifier reflection co-efficient = -10.14 dB.

optimal length of 80° (14.7 mm) as per the RTPN analysis in Fig. 4(iii). To separate C_L , L_5 and L_9 are set to 3.9 and 10.8 mm. The TL lengths were then iteratively tuned using ADS to adjust for parallel and series connections within the rectifier. The simulated effects of TL line lengths in the four RTPNs on the rectifier's overall DC output voltage (V_{out}) is shown in Fig. 5, and shows a V_{out} of 2.27 V for optimal lengths of $L_1 = 78.8^\circ$ (14.5 mm), $L_2 = 71.7^\circ$ (13.2 mm), and $L_9 = 50.5^\circ$ (9.3 mm). Optimal L_1 and L_2 lengths were observed to be a bit lower than a single RTPNs due to parallel connections within the rectifiers once the RTPNs are combined. The rectifier DC output V_{out} was also observed to be more sensitive to L_1 and L_2 than $L_5 + L_9$ since harmonic balance simulation shows less RF component in the second stage of the rectifier. Due to the overall rectifier's and its RTPN's 50Ω impedance, L_3 was also found to have less effect on V_{out} in the 2.4 GHz band as shown in Fig. 5. However, tuning it appropriately was found to bestow dual-band characteristics to the charge-pump-based rectifier design as shown in the following section.

B) Operation in 5.8 GHz band

In this section, we show that dual band characteristics can be designed into the proposed 2-stage voltage-multiplier topology by tuning the secondary input feed L_3 that connects the charge-pump's input to its second stage as seen in Fig. 2. In the 2.4 GHz band (f_1), the two 50Ω RTPNs in each of the rectifier's two stages conduct during each half of an RF cycle thereby giving each stage a 50Ω impedance over a full cycle. With the two stages combined in parallel as shown in Fig. 6 and re-tuned to account for the parallel connection, the overall rectifier impedance is near 50Ω as well (simulated reflection co-efficient = -9 dB). As a result L_3 has less of an effect on stage 2 and by it the rectifier's overall DC output (V_{out}) in the 2.4 GHz band.

However, in the 5.8 GHz band (f_2), the rectifier's four RTPNs in the two stages shown in Figs 4(i) and 6 are expected to be non 50Ω and of a capacitive nature. The total rectifier input impedance in the 5.8 GHz band (Z_{t-f2}) is therefore approximately equal to the parallel combination of the impedance of its two-stages i.e. (Z_{1-f2}) and (Z_{2-f2}) through a common L_2 and C_3 that get used only during alternate half RF cycles as shown in Fig. 5 and determined using (6). L_1 , L_2 , L_5 , and L_9 lengths were set to their optimum as shown in the previous section to maximize the rectifier's DC output, minimize input reflection co-efficient, and achieve a near 50Ω input impedance in the 2.4 GHz band (Z_{t-f1}). With these optimal line lengths connected to diodes D_1 and D_2 (Infineon BAT15-03W) and capacitors C_1 and C_3 (2pF each), the impedance of the rectifier's first stage was determined to be mostly capacitive as expected with $Z_{1-f2} = 1.3-j20.2 \Omega$ at 5.8 GHz (f_2).

$$Z_{t-f2} = \frac{(Z_{1-f2} \cdot Z_{2-f2})}{(Z_{1-f2} + Z_{2-f2})} \quad (6)$$

The rectifier's second stage is made up of capacitors C_2 (RF capacitor = 2 pF) and C_p (larger energy storage capacitor = 47 μ F) and




Fig. 8. (i) Simulated rectifier's input reflection co-efficient and DC output voltage (V_{out}) versus L_3 line length at 5.8 GHz. (ii) Simulated rectifier's input reflection co-efficient and DC output voltage (V_{out}) versus frequency.

diodes D_3 and D_4 (Infineon BAT15-03W) connected to TL $L_5 + L_9$, and a common L_2 also used by the first stage. A large PMU impedance (R_{leak}) in the charge mode is also connected across C_p . As a result, the impedance of the rectifier's second stage is also mostly reactive (Z_{2-f_2-0}) as shown in Fig. 6(iii) and determined to be $Z_{2-f_2-0} = 1.2 - j24.7 \Omega$ using ADS. Next the length of L_3 (β_{L_3}) was tuned to carry out an impedance transformation of the most reactive Z_{2-f_2-0} such that the impedances of the first and second stage at 5.8 GHz i.e. Z_{2-f_2} and Z_{1-f_2} are conjugates of each other as shown in (7). Doing so cancels out the reactive component in the total rectifier impedance (Z_{1-f_2}) in the 5.8 GHz band as determined by (6).

$$Z_{2-f_2} = Z_{1-f_2}^* = Z_0 \frac{Z_{2-f_2-0} + j \cdot Z_0 \cdot \tan(L_3)}{Z_0 + j \cdot Z_{2-f_2-0} \cdot \tan(L_3)} \quad (7)$$

The effect of tuning L_3 on the impedances of the rectifier (Z_{1-f_2}) and its two stages (Z_{1-f_2} and Z_{2-f_2}) in the 5.8 GHz band was simulated with the help of ADS software, which is shown in Fig. 7. The effect of varying L_3 between lengths of 0 (0°) and 20 mm (254°) on the rectifier's second stage impedance (Z_{2-f_2}) is shown in Fig. 7, and shows it vary between a mostly reactive $1.2 - j24.7$ (Z_{2-f_2-0}) and $10.7 + j81.6 \Omega$. The condition in (7) was met for $L_3 = 3.6$ and 17.2 mm, with the second stage having an impedance of $1.15 + j20 \Omega$ and $3 + j20 \Omega$ to the first stage impedance of $1.3 - j20.2 \Omega$. At 5.8 GHz both Z_{1-f_2} and Z_{2-f_2} are mostly reactive and away from 50Ω . However the parallel combination of Z_{1-f_2} and Z_{2-f_2} yields a mostly resistive Z_{1-f_2} of $165.8 + j10$ and $95 - j4 \Omega$ for $L_3 = 3.6$ and 17.2 mm, respectively, in the 5.8 GHz band as seen in Fig. 7. However, the shorter $L_3 = 3.6$ mm is too short to connect the rectifier's input port to C_2 in its second stage as seen in Fig. 2 hence $L_3 = 17.2$ mm was used. Starting with this initial length of $L_3 = 17.2$ mm in the overall rectifier design, L_3 was then re-tuned for maximizing the rectifier DC output V_{out} .

The simulated effect of L_3 on the rectifier's input reflection co-efficient and DC output (V_{out}) is shown in Fig. 8(i), and shows a maximum V_{out} of 1.11 V and return loss of -8 dB for an optimal $L_3 = 17.8$ mm with an RF input of -6 dBm. The effect of different L_3 line lengths on the rectifier's input return loss and V_{out} as a function of frequency is also shown in Fig. 8(ii). It can be

seen that increasing L_3 from its optimal length of $L_3 = 17.8$ mm has little effect on the return loss and DC output resonance in the 2.4 GHz band but produces a downward shift in resonance around the 5.8 GHz band justifying the dual band design principle of the proposed rectifier. The effect of varying L_3 on the rectifier's total input impedance, input reflection co-efficient and DC output voltage at 2.4 GHz (Z_{1-f_1}) is also shown in Figs 7 and 8(ii). They show the rectifier input impedance (Z_{1-f_1}) stay close to the 50Ω region with very little change in the rectifier's return loss resonance and DC output voltage at 2.4 GHz. The measured total input impedance of the proposed rectifier in the 2.4 and 5.8 GHz bands for RF input power of -6 dBm have also been plotted in Fig. 7 for comparison.

The harmonic balance simulation of the rectifier's output showing the DC and RF components is shown in Fig. 9 below. The simulation show very little RF component present in both bands with most of the signal converted to DC at the rectifier's output. As a result, the rectifier's performance was found to be more sensitive to L_1 , L_2 , and L_3 , and less sensitive to $L_5 + L_9$ and the output load. The increased sensitivity to L_1 , L_2 , and L_3 in the 2.4 and 5.8 GHz bands can also be seen in Figs 5 and 8(i).

III. Simulation and measurement results

A) Proposed rectifier performance versus frequency

The rectifier design was prototyped on 0.02-inch FR-4 due to its low cost and fast fabrication turn-around time as shown in Fig. 2. The rectifier's input reflection coefficient and DC output voltage were measured using a National Instruments PXI-E5632 VNA and Oscilloscope. A $1 \text{ M}\Omega$ output load (R_{leak}) was connected across the output capacitor C_L to emulate a PMU with $1 \mu\text{A}$ leakage current [10] and an initial RF input power of -6 dBm was supplied. Simulated and measured input reflection co-efficient and DC output of the rectifier are shown in Figs 10(i) and 10(ii), respectively. The dual band rectifier generates a DC output of 2.12 and 1.3 V, which agree well with the simulated values of 2.265 and 1.11 V in the 2.4 and 5.8 GHz bands, respectively, for input power of -6 dBm. Measured reflection co-efficient of less than -10 dB was also measured in both bands without the need for an external matching network. Simulations and measurements show good agreement in the 2.4 GHz band. The measured




Fig. 9. Simulated DC and RF voltage components present at rectifier output with the following inputs. (i) 2.4 GHz source (ii) 5.8 GHz source.




Fig. 10. (i) Rectifier's simulated and measured reflection coefficient versus frequency. (ii) Rectifier's simulated and measured DC output voltage versus frequency. RF input power = -6 dBm, PMU $R_{leak} = 1$ M Ω . Eps represents the variation in FR-4's dielectric constant based on frequency and resin content reported in literature.

resonance of the rectifier was measured at a slightly lower 5.77 GHz compared to simulation, which can be attributed to the shift in FR-4's dielectric permittivity at higher RF frequencies. The proposed rectifier was prototyped on FR-4 using a very low-cost PCB process the dielectric constant of which can vary between 3.6 and 5.0 based on frequency and proportion of glass-resin epoxy content used in the FR-4 material [32, 33]. The variation in the proposed rectifier's performance due to these different FR-4 dielectric constants have also been simulated and shown in Figs 10(i) and 10(ii). The shift in resonance in the 5.8 GHz band and the rectifier's overall performance can be improved by using a more stable and less lossy RF dielectric like Duroid.




Fig. 11. Measured Electric field intensity versus electrical line lengths L_1 and L_2 of load-side Tls used in rectifier. The measured electric field intensity is proportional to the magnitude of voltage standing-wave at probe measurement points along lines L_1 and L_2 . 0° is at via ground; 70° - 80° is near D_1 and D_3 diode inputs for 2.4 GHz. The ripple in TL L_1 measurement is at its 90° bend shown in Fig. 2.

B) Measured verification of standing-wave in boosting rectifier DC output

In the proposed rectifier, load-side tuning of Tls L_1 and L_2 and to a lesser extent $L_5 + L_9$ boosts the voltage at the diode inputs (V_{Db}) in each of its half wave rectifiers (RTPNs) by generating standing wave maxima at the diode inputs, which also increase the rectifier's DC output (V_{out}). Tuning L_1 and L_2 also help achieve a reflection coefficient of -10 dB, which would also increase the rectifier's input power and consequently its DC output (V_{out}). To verify the role of the standing wave in boosting V_{out} , an Aaronia near-E-field probe and a Tektronics RSA 306B spectrum analyzer were used to measure the electric-field intensity that is proportional to the voltage along the length of lines L_1 and L_2 from the via ground right up until the input of diodes. With the contactless near-field probe and spectrum analyzer in peak hold, the electric field intensity proportional to the peak standing wave magnitude along the length of lines L_1 and L_2 can be gauged. These near-field measurements shown in Fig. 11 show the standing wave having minima near the via ground (electrical length = 0°) and close to maxima near electrical length of 78° - 80° which is near the input of diodes $D1$ and $D3$. These maximas verify the role of the standing wave in boosting the rectifier output (V_{out}).

C) Proposed rectifier performance versus RF input power

The rectifier's DC output voltage and energy conversion efficiency (ECE) as a function of input RF power in the 2.4 and 5.8 GHz bands are plotted in Figs 12(i) and 12(ii), respectively. Since the bulk of the rectifier's RF input power is converted to energy stored across the output energy-storing capacitor CL as in a WEH, the rectifier's ECE was determined using (8). ECE is basically the power efficiency integrated over charge-up time (t) taken by the output energy storage capacitor (CL) to charge up to DC output voltage (V_{out}). The rectifier's changing input impedance and reflection co-efficient over charge-up time (t) of the output energy storage capacitor (CL) is factored in the DC output voltage (V_{out}) used to determine ECE. The DC output voltage across the capacitor reaches its maximum (V_{out}) when the rectifier's total output current equals the current that leaks into the PMU's resistance (R_{leak}) during charge modes as shown in other works [34, 35]. As a result the effect of output PMU load R_{leak} is also factored in the rectifier's DC output voltage V_{out} . For the proposed rectifier the energy efficiency varied between 8.3 and 60% in the 2.4 GHz band, and between 3.7 and 34.9% in the 5.8 GHz band for RF input levels between -9 and 3 dBm. The DC output and




Fig. 12. (i) Simulated and Measured DC output voltage (V_{out}) versus RF input power of proposed rectifier. (ii) Measured Energy efficiency (ECE) versus RF input power. $C_L = 47 \mu\text{F}$, $R_{Leak} = 1 \text{ M}\Omega$.




Fig. 13. Simulated and Measured Rectifier DC output voltage (V_{out}) and Energy Efficiency (ECE) for different rectifier output loads (PMU R_{leak}).

efficiency in the 2.4 GHz band was higher than in the 5.8 GHz band due to a couple of reasons. Standing wave peaks along load lines (L_1 , L_2 , and $L_5 + L_9$) are designed to be induced at the diode inputs mainly in the 2.4 GHz band and not in the 5.8 GHz band. In addition, the diode reactances shown in Fig. 3 induce higher serial losses in the diode at the higher 5.8 GHz band. The dielectric losses on FR4 are also significantly higher at 5.8 GHz than at 2.4 GHz. As a result the RF-DC voltage conversion and efficiency in the 5.8 GHz band was lower than in the 2.4 GHz band. It should be pointed out that in both bands, addition of a second stage increases the DC output voltage obtained over time but lowers the ECE and PCE. This is due to addition of more series diode losses, which could be removed with the second stage albeit at the cost of RF-DC voltage conversion. The PCE of this circuit was also measured to be low since most of the output power goes into charging the output storage capacitor (C_L) instead of being dissipated across the PMU leakage resistance (R_{leak}). The peak ECE and PCE values are also shown in Tables 2 and 3.

$$\text{ECE} = \frac{\text{Energy Stored}}{\text{Input Energy}} = \frac{0.5 \times C_L \times V_{out}^2}{P_{RF} \times t} \quad (8)$$

The novelty in the proposed work is in the use of load-side tuned TMs to induce standing wave peaks at the input of the diodes in a 2-stage voltage multiplying rectifier topology thereby boosting the rectifier's DC output voltage with a 2.4 GHz RF input. The measured effect of varying output load of a PMU (R_{leak}) on the rectifier's DC output voltage and energy efficiency at different RF input power levels is shown in Fig. 13. The proposed rectifier's DC output voltage and energy efficiency holds

up consistently for PMU load (R_{leak}) of 90 K Ω and over where the PMU load is comparable to the energy storage capacitor's parasitic leakage resistance that typically is between 100 K Ω and 1 M Ω .

Diode non-linearity is a known cause for impedance mismatches at low RF input levels. To study these effects with load-side TMs in the rectifier, its input reflection coefficient was measured for RF inputs of between -9 and 3 dBm as shown in Fig. 14. The rectifier shows a reflection coefficient of between -9 and -16 dB in the 2.4 GHz band and less than -10 dB in the 5.8 GHz bands for different RF input levels.

D) Comparison of proposed rectifier design using load-side lines with conventional two-stage voltage multipliers using matching networks

To further study the DC-output boosting advantages of using load-side tuned TMs in the proposed two-stage voltage-multiplying rectifier topology, a comparison was done with two conventional two-stage voltage-multiplying rectifiers without load-side lines. The designs were simulated using ADS. The two conventional rectifiers were designed without load lines but with optimal external matching networks and similar diode-capacitor pairs. The matching networks of the two conventional rectifiers were optimized for PMU loads (R_{leak}) of 1 M Ω and 10 K Ω . Comparisons shown in Figs 15(ii) and 16(ii) show the proposed rectifier's input impedance much more immune to the effects of changing output PMU loads (R_{leak}) and input power. This is due to the higher input voltage induced by the load side-lines at the diode inputs within the proposed rectifier topology mitigating diode non-linearity effects. As a result the proposed




Fig. 14. Measured input reflection coefficient versus frequency for different RF input power levels.




Fig. 15. (i) Comparison of DC output voltages of proposed and conventional two-stage rectifiers for different output loads. (ii) Comparison of input impedance of proposed and conventional two-stage rectifiers for different output loads. Conventional rectifier input matching networks optimized for output loads of 10 KΩ and 1 MΩ. Proposed rectifier designed with load-side lines.




Fig. 16. (i) Comparison of DC output voltages of proposed and conventional two-stage rectifiers for different output loads. (ii) Comparison of input impedance of proposed and conventional two-stage rectifiers for different output loads. Conventional rectifier input matching networks optimized for output loads of 10 KΩ and 1 MΩ. Proposed rectifier designed with load-side lines.




Fig. 17. Simulated two-stage RF-DC voltage-multiplier circuit (rectifier) without load lines. L_1 – L_5 : Pads for SMT components. Matching circuit: $C_m = 1$ pF, $L_m = 0.4$ nH for $R_{leak} = 1$ M Ω ; $C_m = 1.22$ pF, $C_{m1} = 10.8$ pF for $R_{leak} = 10$ k Ω . C_1 – $C_3 = 2$ pF; $C_L = 47$ μ F; D_1 – D_4 :BAT1503W.

rectifier generated consistently higher DC output voltage compared to conventional two-stage rectifier for varying output PMU loads (R_{leak}) and RF input power shown in Figs 15(i) and 16(i), respectively. While the proposed rectifier was designed on PCB to demonstrate the benefits of load-side tuning in boosting the DC output in a two-stage voltage multiplier, this design technique can also be used in one-stage PCB-based or multi-stage CMOS-based voltage multipliers albeit at the cost of size of the TLs. Schematic used for the two-stage rectifier without load lines is shown in Fig. 17.

e) Performance comparison of 2.4 and 5.8 GHz RF-DC rectifiers

Finally, a comparison of the proposed rectifier topology with other recent 2.4 and 5.8 GHz rectifiers capable of generating 1.8 V DC output is shown in Tables 2 and 3. Since RF-DC voltage conversion performance tends to be a function of input power, number of stages, input reflection co-efficient, output loads, we have included those metrics in the tables as well for a fair comparison. The comparison done so far shows that the use of a two-stage topology with the standing wave boost does improve the overall efficiency in league with other one-stage designs with a higher RF-DC sensitivity of -7.2 and -3.7 dBm for a 1.8 V DC output in the 2.4 and 5.8 GHz bands, respectively. Compared to other N-stage voltage multiplier topologies with identical output loads (100 K Ω or higher) in CMOS and PCB, the proposed design offers a higher DC output voltage and RF-DC sensitivity in both bands albeit at the cost of size due to the use of near quarter wavelength TLs, and efficiency due to more series diode losses within rectifier's two-stage topology. It has been hard to do an apples to apple comparison since not many two or more stage rectifiers in these bands exist in the 2.4 and 5.8 GHz bands on PCB, and many works including the antenna gain in computing overall efficiency.

Conclusion

A novel, dual-band, two-stage RF-DC rectifier design with load-side tuned TLs in each of the rectifier stages to passively boost DC output and get reflection coefficient to under -10 dB without a matching network in the 2.4 GHz band is presented. Additionally, by tuning the secondary feed in the proposed two-stage voltage multiplying rectifier topology, dual-band return loss resonance

in the 5.8 GHz band is also achieved in addition to the 2.4 GHz band without an external matching network. A comparison of this design with other rectifiers shows the proposed design requiring a much lower RF input of -7.25 and -3.65 dBm to generate 1.8 V individually at 2.4 and 5.8 GHz while offering better immunity to changes in output load and input power levels compared to conventional rectifiers.

Financial support. This work was carried out at the University of Calgary with financial support from NSERC, Canada and equipment/tools support from CMC Microsystems, Canada.

Conflict of interest. None.

Ethical standards. No human and/or animal experimentation was involved in this work.

References

1. **Lerdsitsomboon W and Kenneth KO** (2011) Technique for integration of a wireless switch in a 2.4 GHz single chip radio. *IEEE Journal of Solid-State Circuits* **46**, 368–377.
2. **Valenta CR and Durgin GD** (2014) Harvesting wireless power: survey of energy-harvester conversion efficiency in far-field, wireless power transfer systems. *IEEE Microwave Magazine* **15**, 108–120.
3. **Costantine J, Eid A, Abdallah M, Tawk Y and Ramadan AH** (2017) A load independent tapered RF harvester. *IEEE Microwave and Wireless Components Letters* **27**, 933–935.
4. **Lu JJ, Yang XX, Mei H and Tan C** (2016) A four-band rectifier with adaptive power for electromagnetic energy harvesting. *IEEE Microwave and Wireless Components Letters* **26**, 819–821.
5. **Visser HJ, Pop V, Vullers JM, Centre H and Eindhoven C** (2010) Remote RF battery charging. *PowerMEMS 2010*.
6. **Masuch J, Delgado-Restituto M, Milosevic D and Baltus P** (2013) Co-integration of an RF energy harvester into a 2.4 GHz transceiver. *IEEE Journal of Solid-State Circuits* **48**, 1565–1574.
7. **Popovic Z et al.** (2014) Scalable RF energy harvesting. *IEEE Transactions on Microwave Theory and Techniques* **62**, 1046–1056.
8. **Dolgov A, Member S, Zane R, Member S and Popovic Z** (2010) Power management system for online low power RF energy harvesting optimization. *IEEE Transactions on Circuits and Systems I: Regular Papers* **57**, 1802–1811.
9. **Popovic Z, Falkenstein EA, Costinett D and Zane R** (2013) Low-power far-field wireless powering for wireless sensors. *Proceedings of the IEEE* **101**, 1397–1409.
10. **Maxim.** Ultra-low-power voltage detectors and μ P supervisory circuits. *Max 6461-6466 Datasheet*, pp. 1–12.
11. **L. T. Corporation.** LTC3588-1 – Nanopower Energy Harvesting Power Supply. pp. 1–20.
12. **Congedo F, Monti G, Tarricone L and Bella V** (2013) A 2.45-GHz Vivaldi rectenna for the remote activation of an end device radio node. *IEEE Sensors Journal* **13**, 3454–3461.
13. **Volakis JL, Olgun U and Chen C-C** (2012) Design of an efficient ambient WiFi energy harvesting system. *IET Microwaves, Antennas & Propagation* **6**, 1200–1206.
14. **Pandey J, Te Liao Y, Lingley A, Mirjalili R, Parviz B and Otis BP** (2010) A fully integrated RF-powered contact lens with a single element display. *IEEE Transactions on Biomedical Circuits and Systems* **4**, PART 2, 454–461.
15. **Li CJ and Lee TC** (2014) 2.4-GHz high-efficiency adaptive power. *IEEE Transactions on Very Large Scale Integration* **22**, 434–438.
16. **Hameed Z and Moez K** (2015) A 3.2 v -15 dBm adaptive threshold-voltage compensated RF energy harvester in 130 nm CMOS. *IEEE Transactions on Circuits and Systems I: Regular Papers* **62**.
17. **Boaventura AS and Carvalho NB** (2011) Maximizing DC power in energy harvesting circuits using multi sine excitation. *2011 IEEE MTT-S International Microwave Symposium*, pp. 1–4.

18. **Borges Carvalho N et al.** (2014) Wireless power transmission: R&D activities within Europe. *IEEE Transactions on Microwave Theory and Techniques* **62**, 1031–1045.
19. **Collado A and Georgiadis A** (2014) Optimal waveforms for efficient wireless power transmission. *IEEE Microwave and Wireless Components Letters* **24**, 354–356.
20. **Liu Z, Zhong Z and Guo YX** (2015) Enhanced dual-band ambient RF energy harvesting with ultra-wide power range. *IEEE Microwave and Wireless Components Letters* **25**, 630–632.
21. **Hamano K, Tanaka R, Yoshida S, Miyachi A, Nishikawa K and Kawasaki S** (2017) Design of concurrent dual-band rectifier with harmonic signal control. *2017 IEEE MTT-S International Microwave Symposium (IMS)*, pp. 1042–1045.
22. **Suh Y-H and Chang K** (2002) A high-efficiency dual-frequency rectenna for 2.45- and 5.8-GHz wireless power transmission. *IEEE Transactions on Microwave Theory and Techniques* **50**, 1784–1789.
23. **Wang D and Negra R.** Design of a dual-band rectifier for wireless power transmission. *IEEE Wireless Power Transfer (WPT)*, pp. 127–130.
24. **Niotaki K, Georgiadis A, Collado A and Vardakas JS** (2014) Dual-band resistance compression networks for improved rectifier performance. *IEEE Transactions on Microwave Theory and Techniques* **62**, 3512–3521.
25. **Henrique C et al.** (2015) Breaking the efficiency barrier for ambient microwave power harvesting with heterojunction backward tunnel diodes. *IEEE Transactions on Microwave Theory and Techniques* **63**, 4544–4555.
26. **Nishida K et al.** (2011) 5.8 GHz high sensitivity rectenna array. *2011 IEEE MTT-S International Microwave Workshop Series on Innovative Wireless Power Transmission Technology System Application IMWS-IWPT 2011 – Proceedings*, no. 1, pp. 19–22.
27. **Chin C-HK, Xue Q and Chan CH** (2005) Design of a 5.8-GHz rectenna incorporating a new patch antenna. *IEEE Antennas and Wireless Propagation Letters* **4**, 175–178.
28. **McSpadden JO, Fan L and Chang K** (1998) Design and experiments of a high-conversion-efficiency 5.8-GHz rectenna. *IEEE Transactions on Microwave Theory and Techniques* **46**, 2053–2060.
29. **Imai S, Tamaru S, Fujimori K, Sanagi M and Nogi S** (2011) Efficiency and harmonics generation in microwave to DC conversion circuits of half-wave and full-wave rectifier types. *2011 IEEE MTT-S International Microwave Workshop Series on Innovative Wireless Power Transmission Technology System Application IMWS-IWPT 2011 – Proceedings*, pp. 15–18.
30. **Kuhn V, Lahuac C, Seguin F and Person C** (2015) A multi-band stacked RF energy harvester with RF-to-DC efficiency up to 84%. *IEEE Transactions on Microwave Theory and Techniques* **63**.
31. **Infineon** (2018) BAT15-03W Single silicon RF Schottky diode. Available at <https://www.infineon.com/cms/en/product/rf-wireless-control/rf-diode/rf-mixer-and-detector-schottky-diode/bat15-03w/>.
32. **Sarkar TK et al.** (2001) Wideband frequency-domain characterization on FR4 and time-domain causality. *IEEE Transactions on Electromagnetic Compatibility* **43**, 662–667.
33. **Ritchey L** (1999) A survey and tutorial of dielectric materials used in the manufacture of printed circuit boards. *Circuit tree Magazine*, November 1999, pp. 1–10.
34. **Shigeta R et al.** (2013) Ambient RF energy harvesting sensor device with capacitor-leakage-aware duty cycle control. *IEEE Sensors Journal* **13**.
35. **Vyas RJ, Cook BB, Kawahara Y and Tentzeris MM** (2013) E-WEHP: a batteryless embedded sensor-platform wirelessly powered from ambient digital-TV signals. *IEEE Transactions on Microwave Theory and Techniques* **61**, 2491–2505.



Rushi Vyas received his B.Sc., M.Sc., and Ph.D. degrees in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, GA, USA. He is currently an Assistant Professor in the Schulich School of Engineering, and a Researcher with the Pipeline Engineering Center (PEC), University of Calgary, Calgary, AB, Canada. His work has been covered in over 27 research publications

in peer-reviewed journals and conference proceedings, and three book chapters covering topics in ambient RF -energy harvesting, inkjet-printed electronics, wireless gas and structural-health sensors, and real-time-localization systems (RTLS). Prior to joining academia, he worked on cellular radios at Apple Inc. and Blackberry. Prof. Vyas has received finalist and honorable-mention awards at the 2008 and 2012 IEEE International Microwave Symposia and the 2008 and 2009 IEEE Antennas and Propagation Society International Symposia (APS). His work on RF-energy harvesting and battery-less sensors has also been covered in media forums such as MSN News, Engadget, IEEE Institute, *Energy Harvesting Journal*, and *New Energy and Fuel*.

Sichong Li received his M.Sc. and B.Sc. in Electrical Engineering from the University of Calgary and Beijing Institute of Technology, respectively. His research interests include antenna design and RF circuits.



Fadhel Ghannouchi (S'84-M'88-SM'93-F'07) is currently a Professor, an Alberta Innovates/Canada Research Chair, and the Founding Director of the iRadio Laboratory, Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada. He has held several invited positions with several academic and research institutions in Europe, North America, and Japan. He has provided consulting services to many microwave and wireless communication companies. He has authored or co-authored over 650 publications and holds 16 U.S. patents with four pending. His current research interests include microwave instrumentation and measurements, non-linear modeling of microwave devices and communications systems, design of power- and spectrum-efficient microwave amplification systems, and design of intelligent RF transceivers for wireless and satellite communications.